Abstract-Tunnel FET transistors (TFETs) are one of the most promising candidates to replace CMOS transistors for future integrated circuits. However TFET-based circuit design can exhibit significant limitations due to their reverse conduction currents caused by the direct bias of the intrinsic diode of these transistors. In this paper we analyze in depth this issue through the design of charge pump (DC-DC step up converters) circuits for energy harvesting applications. The proposed solution mitigates the impact of reverse conduction currents and, thus, improves power conversion efficiencies (PCE) compared to previous designs.
I. INTRODUCTION Portable and wearable devices for Internet of Things (IoT) applications rely on batteries whose lifetime could be extended by harvesting environmental energy sources. Moreover, for devices with low enough power requirements and expensive battery replacement, the battery may be dispensed with and rely exclusively on those harvesting ambient energy sources. This scenario, where ultra-low power devices and systems are combined with energy harvesting, has led to the emergence of new applications that previously were not possible. Emerging technologies, including emerging transistor devices, circuits, and architectures, allow aggressive scaling of supply voltages to achieve ultra-low power operation and, thus, overcome power density and energy efficiency challenges exhibited by CMOS technologies [1] . Tunnel field-effect transistors (TFETs) are one of the most attractive steep subthreshold slope (SS) devices currently being investigated as a means of overcoming such limitations of CMOS technology [2] [3] [4] . A smaller SS makes it possible to lower threshold voltage while keeping leakage current under control, facilitating low voltage operation. The TFET is a gated reverse-biased p-i-n diode with asymmetrical drain/source doping profiles (n + /p + for the N-TFET and p + /n + for P-TFET). The operation of a TFET is based on the band-to-band tunneling (BTBT) of carriers from the valence band to the conduction band through the forbidden bandgap or vice versa. When the gate voltage is close to zero the TFET is in the off-state. When a positive (negative) enough gate voltage is applied to an Ntype (P-type) TFET, electrons (holes) in the valence (conduction) band in the source can tunnel to the conduction (valence) band in the channel. Unlike MOSFETs, TFETs exhibit conduction only in the forward-bias region (VDS>0 for N-TFET, VDS<0 for P-TFET). When the TFET is reverse-biased, under moderate bias conditions, minimal conduction currents are observed. For high-reverse bias voltages, significant negative currents are obtained regardless the gate voltage. Fig 1 depicts the IDS-VDS curves of an N-TFET for different VGS values (positive and negative). Note that under enough negative VDS, the forward biased p-i-n diode of the TFET conducts a large current. The simulated TFET is a 20nm GaN/InN single gate TFET [5] . The current model, based on the Kane-Sze formula for tunnelling, is valid in all four operating quadrants of the TFET. It uses a simple analytic model of the gate drain capacitance. Model parameters derived for different TFET structures showed good agreement with atomistic/TCAD device simulations. PTFETs assume identical drive-on currents and capacitances. Models have been obtained from the nanoHUB website [6] . Circuits for logic applications have been evaluated using TFETs, showing power benefits for iso-performance or higher performance at iso-power up to moderate operating frequencies. However, benefits in higher performance domains in power or thermal limited applications could be achieved [7] [8] [9] . Recently, other applications domains in addition to logic ones have been identified. In particular, and relevant to the IoT application field, it has been shown that front-end circuits for energy harvesting can benefit from the superior performance of TFETs at low voltages [10] , [11] . High sensitivity RF to DC passive rectifiers and DC-DC step up charge pumps exhibiting much higher power conversion efficiency (PCE) al low input power than Si FinFETs counterparts have been demonstrated [12] [13] [14] [15] [16] . These TFET-based circuits take advantage of the reduced turn-on voltage of these transistors with respect to Si FinFET to very much improve performance with weaker input signals. In addition, the higher ION current exhibited by TFETs at low supply voltages translates into a reduced on-state resistance which contributes to decrease resistive power losses improving PCE. Finally, according also to [12] [13] [14] [15] [16] , unidirectional conduction of TFETs has a positive impact on PCE through reduced reverse losses. Reverse losses are associated to the symmetric conduction of conventional transistors which conduct under both positive and negative drain to source voltages. However, although P (N) TFETs do not conduct under low positive (negative) drain to source voltages, enough high reversed drain to source voltages produce the forward biasing of their intrinsic p-i-n diode which translates in large losses currents. That is, the advantage associated to unidirectional conduction is limited to enough low amplitude input signals (or enough low input power).
In this paper, we analyze in depth the operation limits of TFET-based switched capacitor charge pumps (SCCP) with respect to voltage levels of input signals and input power, and propose tuning the SCCP topology to the specific TFET characteristic to better control reverse currents and thus, extend the voltage/power operation range of TFET-based charge pumps.
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The rest of the paper is structured as follows. In Section II a simple SCCP is used to illustrate the limitations of its TFET-based implementation due to the forward biasing of the p-i-n diode. The modification of the original topology is introduced. Simulation results are presented in Section III and conclusions are drawn in Section IV.
II. DESIGN CHALLENGES OF TFET-BASED CHARGE PUMPS This section discusses relevant aspects of the design of TFET-based SCCP circuits. Fig 2a shows the schematic of the selected series-parallel SCCP [17] . Although most efficient topologies could be selected, its simplicity will clearly illustrate the inherent problem of the design of charge pumps using TFETs. When the switches are in the position depicted in the figure, capacitors C1 and C2 are simultaneously charged to the same voltage (VIN) in parallel (hereinafter "parallel phase", PAR). For the other switch configuration capacitors are connected in series, resulting in an output (ideally) double the input voltage (hereinafter "series phase", SER). The ideal operation of the circuit is described below. When the clock signal is high (PAR phase), transistors M1, M3 and M4 are on, charging both capacitors to the input voltage. Transistors M2 and M5 are off. Therefore, the current through capacitor C1 is equal to that of M1 and that flowing through capacitor C2 is equal to that of M3 and M4. Subsequently, when the clock signal switches low and the SER phase is activated, only the transistors M2 and M5 are switched on. As shown in Fig 2c, at the beginning of the SER phase the activation of the transistor M2 allows the voltage between the two capacitances (VC2,N) to take the value with which the capacitance C1 was charged in the PAR phase (VIN). Since C2 was also charged with a VIN voltage in the PAR phase, the voltage VC2,P equals twice the input voltage. Thus, the series connection of both capacitors allows the output impedance to be charged to a value equal to twice the input voltage. However, the design of these circuits using TFETs is not as straightforward because it must take into account the particular characteristics of these transistors in terms of their unidirectionality. As discussed in the previous section, the TFET could exhibit significant reverse currents for very negative (positive) values of the drain-source voltage of N (P) transistor. For this topology, transistor M5 could discharge capacitor CL in the PAR phase since VDS,M5=VIN and, therefore, being IM5 0 in that phase. Similarly, in the SER phase, M4 could have reverse conduction currents for high values of the input voltage since VDS,M4 = -VIN. In this scenario, part of the current flowing through the series connection of capacitors C1 and C2 would go through M4 instead of charging the output impedance via M5. Fig 2d  illustrates this idea by depicting simulation results for currents IM4 and IM5 for VIN=0.2V (black) and VIN=1V (gray). Note that significant reverse currents (negative currents in the figure) are observed for the largest value of the input voltage because drain-to-source voltages of transistors M4 and M5 are far beyond the elbow that marks the beginning of the reverse conduction zone (see Fig 1) . Reverse currents can be reduced if transistors M4 and M5 are not operated with reversed drain to source bias above the diode´s on voltage. To achieve this it is necessary that these transistors in the original topology are implemented by the series connection of two transistors (i.e. M4A and M4B for M4 and M5A and M5B for M5), as shown in the marked area of Fig. 3a. Fig. 3b shows the currents through the transistors M4 and M5 of the original and the proposed topologies for VIN=1V. Note that the modified topology allows a significant reduction of reverse currents due to the distribution of the drain to source voltages between the series connected transistors.
III. SIMULATION RESULTS
The proposed modification of the original topology is evaluated using the TFET technology described in Section I. Simulation results are compared with those obtained for the original topology (hereafter "1PH"). In addition, a modification of 1PH employing two non-overlapping clock phases (VCLK,1 and VCLK,2) is considered to avoid current leakage from M2 to M3 at transitions when the clock switches low. This topology ("2PH") applies VCLK,1 to the gate of all transistors except in M2, which is replaced by an N type transistor. When VCLK,1 is at high level the PAR phase is activated and the SER phase when VCLK,2 is. The M5 transistor is not switched to N type to ensure that the increase in the output voltage does not affect its gate-source voltage. Moreover, being P type, it is activated when lowering VCLK,1, guaranteeing a suitable VGS voltage to operate properly. Both 1PH and 2PH topologies are evaluated using the proposed configuration ("1PH-PROP" and "2PH-PROP"). In addition, the 2PH topology is designed using predictive 20nm FinFET transistors for high-performance (HP) obtained from the PTM web page [18] and is denoted as "2PH-FinFET". The input of the SCCP has been modelled as a DC voltage source that takes values between 50mV and 1V. Clock signals are pulse trains of a frequency of 10MHz. This work aims to highlight the problem of the design of charge pumps using TFETs, evaluating and comparing the advantages of the proposed solution with respect to the conventional one. We are aware that a more comprehensive evaluation should include non-ideal clocks; however, the obtained results are fairly conclusive and should not vary significantly in a more realistic simulation environment. In these experiments we consider that C1=C2=1pF, CL=1pF and RL=1M and the same transistor width (W) for all devices. The selection of W for both TFET and FinFET implementations is based on the evaluation of the power conversion efficiency (PCE=POUT/PIN) of 1PH and 2PH-FinFET for three values of the input voltage (0.2V, 0.5 and 0.8 V). For 1PH, W=0.5μm has been selected because it gives an adequate trade-offs between PCE at the three input voltage levels, as depicted in Fig. 4a . In 2PH-FinFET topology (Fig. 4b) , W=0.5μm has been chosen because it allows to obtain the almost the best PCE values for VIN=0.5V and VIN=0.8V without significantly degrading the PCE for VIN=0.8V. Fig. 5a illustrates PCE versus the range of input voltages analyzed for the five topologies studied. These results show that the TFET-based designs are more efficient than the one that uses FinFET transistors. On the other hand it is observed that, unlike conventional topologies, for the larger values of the input voltage efficiency hardly degrade due to reverse conduction currents. For example, for VIN=1V PCE improves by approximately 25% with respect to the original (1PH and 2PH) and FinFET topologies. Also note the improvements achieved in the proposed topology by using the two-phase clock scheme (10% for VIN=1V). An alternative representation is shown in Fig. 5b , in which the efficiency is plotted versus the input power (PIN). Indeed, it can be observed that, for the larger input powers (associated with large input voltages), the efficiency of the proposed topologies is better. The impact of the series connection of the two transistors in the proposed solution is manifested in the slight reduction of PCE achieved for the lower values of the input voltage (power). The modification of the proposed topology can be easily extended to more complex (and efficient) charge pumps designs in which reverse currents are obtained. In the TFET-based cross coupled implementation of a charge pump [16] , this problem occurs again for high values of VIN. Similarly to the SCCP topology, the proposed modification based on the series connection of transistors reduces the impact of these reverse currents, improving their power conversion efficiency. Fig. 6a shows PCE versus the VIN for the original and the proposed topologies, verifying that, from VIN=0.2V, approximately PCEPROP(2·VIN) = PCEORIG(VIN) is satisfied. PCE versus the input power is depicted in Fig. 6b , where it can be observed that efficiencies above 90% up to -37dBm are obtained for the original topology whereas for the proposed they are achieved up to -30dBm (1μW).
IV. CONCLUSIONS
The design of charge pumps using tunnel transistors must take into account the existence of reverse conduction currents due to direct polarization of the p-i-n diodes. In this paper we propose a modification of a conventional charge pump topology, based on the serial connection of certain transistors that reduces the impact of these currents and, therefore, improves its power conversion efficiency. 
